Simulation method of digital circuits with faults

Authors

  • Vasyl Kulikov Institute of special communications and information security National technical university of Ukraine «Kyiv polytechnic institute», Kyiv,, Ukraine
  • Vitalii Kravchuk Institute of special communications and information security National technical university of Ukraine «Kyiv polytechnic institute», Kyiv,, Ukraine

DOI:

https://doi.org/10.20535/2411-1031.2015.3.1.57722

Abstract

The simulation method of digital circuits applied to solving the problem of finding fault is not detected by the reaction scheme on the same input sequence signals (completeness check test). The method allows to build models of digital circuits that have better performance simulation speed compared with known methods. High speed simulation is achieved by bringing the process modeling operations successive logical multiplication and addition business fields, which contain all the necessary information about signals and malfunctions scheme.

Keywords: simulation method, digital circuits, malfunction.

Author Biographies

Vasyl Kulikov, Institute of special communications and information security National technical university of Ukraine «Kyiv polytechnic institute», Kyiv,

Candidate of technical sciences,
associate professor, associate
professor of department

Vitalii Kravchuk, Institute of special communications and information security National technical university of Ukraine «Kyiv polytechnic institute», Kyiv,

Postgraduate student

References

Nemolochnov, O.F. (1976), Analysis and elimination of critical events in the synthesis of test signals sequences [Analiz i ustranenie kriticheskikh sostiazanii signalov pri sinteze testovykh posledovatelnostei], Automation and Remote Control, № 11, pp. 173-181.

Еiсhеlbеrgеr, Е.B. (1965), Hаzаrd dеtесtiоn in соmbinаtiоnаl аnd sеquеntiаl switсhing сirсuits, IBМ Jоurnаl Rеsеаrсh аnd Dеvеlорmеnt, Vol. 9, № 3, рp. 90-99.

Birger, A.G. (1981), The simulation method of discrete devices [Metod modelirovaniia diskretnykh ustroistv], Automation and Remote Control, № 1, pp.138-144.

Sapozhnikov, V.V., Sapozhnikov, Vl.V. (1978), Relations between faults in combinational logic circuits [Ob otnosheniiakh mezhdu neispravnostiami v kombinatcionnykh logicheskikh skhemakh], Avtomatika And Remote Control, № 1, pp.167-171.

Downloads

Published

2015-06-30

How to Cite

Kulikov, V., & Kravchuk, V. (2015). Simulation method of digital circuits with faults. Collection "Information Technology and Security", 3(1), 50–59. https://doi.org/10.20535/2411-1031.2015.3.1.57722

Issue

Vol. 3 No. 1 (2015)

Section

MATHEMATICAL AND COMPUTER MODELING

License

Copyright (c) 2020 Collection "Information technology and security"

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

The authors that are published in this collection, agree to the following terms:

  1. The authors reserve the right to authorship of their work and pass the collection right of first publication this work is licensed under the Creative Commons Attribution License, which allows others to freely distribute the published work with the obligatory reference to the authors of the original work and the first publication of the work in this collection.
     
  2. The authors have the right to conclude an agreement on exclusive distribution of the work in the form in which it was published this anthology (for example, to place the work in a digital repository institution or to publish in the structure of the monograph), provided that references to the first publication of the work in this collection.
     
  3. Policy of the journal allows and encourages the placement of authors on the Internet (for example, in storage facilities or on personal web sites) the manuscript of the work, prior to the submission of the manuscript to the editor, and during its editorial processing, as it contributes to productive scientific discussion and positive effect on the efficiency and dynamics of citations of published work (see The Effect of Open Access).