Approach to diagnosing a digital devices on a complete verification test

Authors

  • Vasyl Kulikov Institute of special communication and information protection of National technical university of Ukraine “Igor Sikorsky Kyiv polytechnic institute”, Kyiv, Ukraine https://orcid.org/0000-0002-1015-5802
  • Oleksandr Uspenskyi Institute of special communication and information protection of National technical university of Ukraine “Igor Sikorsky Kyiv polytechnic institute”, Kyiv, Ukraine https://orcid.org/0000-0001-6953-421X
  • Andrii Zhuravel Institute of special communication and information protection of National technical university of Ukraine “Igor Sikorsky Kyiv polytechnic institute”, Kyiv, Ukraine https://orcid.org/0000-0002-0621-3387
  • Mykola Zhuravel Institute of special communication and information protection of National technical university of Ukraine “Igor Sikorsky Kyiv polytechnic institute”, Kyiv, Ukraine https://orcid.org/0000-0003-3440-6810

DOI:

https://doi.org/10.20535/2411-1031.2021.9.2.249910

Keywords:

digital circuit, technical state, malfunction, verification test, diagnostic test, digital device model

Abstract

The results of research on the possibility of using a complete test to solve a current scientific and technical problem, namely, the localization of faults in a digital combination device. The purpose of this study is to increase the efficiency of diagnostic support of modern digital devices. Faults that do not convert a circuit from the category of digital circuits and distort only the functions of logic elements are considered. Such faults include faults such as fixing the values of signals in 0 and 1 at the inputs and outputs of the circuit and inputs and outputs of logic elements. The task of building a diagnostic test currently has no solution that could be recommended for practical use. A new approach to fault localization in a digital device is proposed, based on the use of a complete verification test together with deductive simulation, which reduces the number of suspected faulty technical states. The construction of a complete verification test is based on the use of methods for determining the input signals, which distinguish a pair of technical states of the digital circuit. Describes a diagnostic procedure in which the use of a full test can significantly reduce the amount of diagnostic information required to troubleshoot a digital device. The proposed procedure can be recommended for the construction of diagnostic software for digital circuits at the stages of their design and operation. A structural scheme of a software and hardware device for implementing a diagnostic procedure is also proposed. The result of the study is the conclusion that the use of a complete test significantly reduces the amount of diagnostic information and, accordingly, significantly increases the efficiency of devices of determining the technical condition of digital devices. The results of the research are demonstrated on the example of a combinational scheme C17 ISCAS. It is shown that the full verification test localizes in this scheme all constant faults of multiplicity 1.

Author Biographies

Vasyl Kulikov, Institute of special communication and information protection of National technical university of Ukraine “Igor Sikorsky Kyiv polytechnic institute”, Kyiv

candidate of engineering sciences, associate professor, associate professor at the cybersecurity and application of information systems and technology academic department

Oleksandr Uspenskyi, Institute of special communication and information protection of National technical university of Ukraine “Igor Sikorsky Kyiv polytechnic institute”, Kyiv

candidate of engineering sciences, associate professor, associate professor at the cybersecurity and application of information systems and technology academic department

Andrii Zhuravel, Institute of special communication and information protection of National technical university of Ukraine “Igor Sikorsky Kyiv polytechnic institute”, Kyiv

bachelor's student

Mykola Zhuravel, Institute of special communication and information protection of National technical university of Ukraine “Igor Sikorsky Kyiv polytechnic institute”, Kyiv

bachelor's students

References

P. P. Parkhomenko, and E. S. Soghomonyan, Fundamentals of technical diagnostics. Moscow, Russia: Energy, 1981.

D. V. Efanov, V. V. Sapozhnikov, and V. V. Sapozhnikov, “Summation codes with fixed values of the multiplicity of detected monotonic and asymmetric errors for technical diagnostics systems”, Automation and telemechanics, vol. 6, рp. 121-141, 2019, doi: https://doi.org/10.1134/S0005231019060072.

A. Yu. Drakin, A. N. Shkolin, and A. A. Pugachev, “The use of simulation models when controlling the parameters of integrated circuits”, Don's Engineering Gazette, № 3, 2019. [Electronic resource]. Available: http://ivdon.ru/ru/magazine/archive/n3y2019/5849. Accessed on: Aug. 21 ,2021.

V. I. Khakhanov, V. Garibi, E. I. Litvinova, and A. S. Shkil, “Cubit data structures of computing devices”, Electronic modeling, v. 37, no. 1, pp.76-99, 2015.

V. V. Kiselev, and N. A. Suvorov, “Method for diagnostics of digital circuits with programmable FPGAs at the manufacturing stage”, Electrical engineering, information technology, control systems. Vesnik PNRPU, no. 14, pp. .97-107, 2015.

O. A.Uspensky, V. M. Kulikov, V. V. Ryabtsev, and S. V. Mitin, “Methods of constructing complete verification tests for digital devices”, Collection of scientific works of VITI, no. 3, pp. 100-110, 2020.

Published

2021-12-30

How to Cite

Kulikov, V., Uspenskyi, O., Zhuravel, A., & Zhuravel, M. (2021). Approach to diagnosing a digital devices on a complete verification test. Collection "Information Technology and Security", 9(2), 189–199. https://doi.org/10.20535/2411-1031.2021.9.2.249910

Issue

Section

MATHEMATICAL AND COMPUTER MODELING