[1]
V. Kulikov and V. Kravchuk, “Simulation method of digital circuits with faults”, ITS, vol. 3, no. 1, pp. 50–59, Jun. 2015.